Data Center

From DDR5 to NVMe: Capacity Planning That Avoids Memory-Storage Mismatch in AI Servers

By JH Semiconductor8 min readAI server / DDR5 / NVMe

AI-server waste often results from mismatch among memory, NVMe capacity and data flow. Plan around working sets, caching, checkpoints and recovery objectives.

More than RAM size and SSD capacity

AI and data-intensive systems move data among RAM, NVMe, network file systems and object storage. Insufficient memory can force active data to storage; insufficient local SSD capacity or endurance can crowd checkpoints, cache or temporary data onto critical paths.

Four planning variables

VariablePlanning question
Working setHow much data must remain active for a job?
ConcurrencyHow many jobs, containers or users share the node?
Checkpoint and recoveryHow large and frequent are writes, and what recovery time is allowed?
Data locationWhere do hot, cold and shared data reside?

DDR5 RDIMMs are designed for server, workstation and database environments, but actual capacity and speed must follow the server and CPU support matrix. For NVMe, include OS, images, cache, temporary files, checkpoints, spare area and recovery buffer; align endurance with observed host writes.

Execution order

  1. Collect working-set, concurrency, write and recovery objectives.
  2. Classify nodes by their dominant constraint.
  3. Design memory channels and NVMe capacity/endurance around actual data paths.
  4. Validate pressure and recovery on representative nodes, then operationalize thresholds and expansion rules.

Frequently Asked Questions

Should AI-server memory be sized as a multiple of GPU memory?

There is no universal multiplier. Plan from actual memory curves for the model, preprocessing, concurrency, framework cache, checkpoints and system software.

Can local NVMe completely replace shared storage?

Not by default. They serve different roles in capacity, data sharing, failure domains, cost and latency, and should be designed together around data placement and recovery strategy.

Keywords
AI serverDDR5NVMecapacity planningtraining checkpointdata center storage

Related Articles

2026-08-10

PCIe 4.0 vs PCIe 5.0 Enterprise SSDs: Six Questions to Answer Before Upgrading

PCIe 5.0 raises raw per-lane signaling rate, but benefits depend on CPU lanes, backplane, thermals, I/O behavior and software. Use this server-side upgrade framework.

2026-08-25

After 600W per Card: Where Air Cooling Ends and Cold-Plate Liquid Cooling Begins for 8-10 GPU Servers

With GPUs drawing up to 600W per card, cooling selection for 8-10 GPU servers is no longer a matter of preference. This post maps the boundaries of JH Semiconductor's three cooling routes: the preconditions under which the RTX 6000D platform's independent CPU/GPU airflow ducts and the Thor T5000 platform's high-volume air cooling hold up, the three things cold-plate liquid cooling (full CPU/GPU coverage, CDU connection, supply/return water monitoring) buys in high-power-density and low-PUE scenarios, and which three kinds of users the 8-GPU air-cooled platform — positioned to lower the liquid-cooling retrofit barrier — actually fits.

2026-07-21

Doing the QLC Write-Amplification Math: Endurance Mechanics and the Dual-Port Trade-off in Q9 J960Q/J960QD

The life of a QLC drive is not set by host write volume alone but by that volume multiplied by write amplification, measured against the media's P/E budget. This note works from the granularity relationship between erase blocks, program pages and the FTL indirection unit to explain where write amplification really comes from, why checkpoint-shaped writes push it back to its floor, and why the dual port on J960QD is also an endurance question at array level. Figures are planning targets while the models converge in product definition / EVT.